About the role Responsible for all aspects of front-end ASIC design, including RTL implementation and verification of complex logic blocks. Collaborate with PD, DFT, STA, and integration teams to ensure successful tape‑outs and support chip bring‑up and validation.