About the role Senior DV Engineer to develop reusable SV‑UVM testbenches, verify PCIe subsystems and other interfaces, write assertions/coverage, and reproduce silicon failures in simulation.