Staff Physical Design Engineer

HYPERLUME
HYPERLUME

Design

Singapore

Posted on Jun 30, 2026
About the role Lead top-level/IP/block-level physical implementation from RTL to GDSII with PPA optimization, STA, power/noise analysis, and physical verification for high-speed SerDes/interconnect subsystems.